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We develop quantum dots in a single layered MOS structure using an undoped Si/SiGe
wafer. By applying a positive bias on the surface gates, electrons are accumulated in the Si
channel. Clear Coulomb diamond and double dot charge stability diagrams are measured.
The temporal fluctuation of the current is traced, to which we apply the Fourier transform
analysis. The power spectrum of the noise signal is inversely proportional to the frequency,
and is different from the inversely quadratic behavior known for quantum dots made in doped
wafers. Our results indicate that the source of charge noise for the doped wafers is related
to the 2DEG dopant.
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1. Introduction
Single electron spin is one example of a two level system required to represent an elemental
bit in quantum information processing. Important progress such as coherent manipulations
of individual electron spins and elemental quantum gate operations are presented [1, 2, 4, 5],
which drives studies of lateral double quantum dot (DQD) with Si/SiGe [7, 8] because one
can make the decoherence time extremely long with isotopically purified Si/SiGe [11] without
the need for any nuclear spin feed-back techniques [12–14]. We previously fabricated lateral
DQDs in a modulation doped Si/SiGe wafer and observed charge noise, which is one of the
central problems in doped materials [9,10]. In order to further study the charge noise problem,
we have fabricated lateral dot MOS devices using an undoped Si/SiGe wafer. We characterize
the noise property by adopting a frequency analysis of the current through DQDs and find
the power spectrum is inversely proportional to the frequency, not inversely quadratic. The
latter is characteristic to the random telegraphic noise signals [9] therefore our results indicate
the absence of telegraphic charge noise. This finding can suggest that the low frequency or
telegraphic charge noise arises from ionized donors, and offer a stable sample fabrication
method using an undoped Si/SiGe wafer.
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Fig. 1. Schematic drawing of the sample and a channel conductance. (a) The sample has a MOS
structure of a narrow channel in which a finite number of electrons are accumulated. (b) Gate bias
dependence of the conductance through a MOS channel and calculated 2DEG density. The electron
density is also calculated by Hall measurement (inset) at the position indicated by an arrow.
2. Sample fabrication
We use a CVD grown undoped wafer (Fig. 1a) whose layer stacks are; 1. Si substrate, 2.
3µm thick graded buffer layer in which the germanium concentration linearly increases from 0
to 30%, 3. 1 µm thick Si0.7Ge0.3 buffer layer, 4. 15nm thick Si channel 5. 60nn thick Si0.7Ge0.3
without any dopant, 6. Si capping layer. The impurity concentration is well controlled to be
less than 1014 atoms/cm−3.
We micro-fabricate our sample on this undoped wafer. The active area for the 2DEG is re-
stricted in a mesa area by reactive ion etching. Ohmic contacts are grown by ion-implantation
of Antimony, followed by thermal annealing for re-allocation of the lattice. These contacts
are covered with thin titanium and gold metals to protect the ohmic contacts against the
following etching process for ohmic contacts. Hafnium oxide thin layer is added by an atomic
layer deposition. This oxide is etched by RIE at the positions of the ohmic contacts. We
deposit MOS gate metals for accumulating 2DEG layer and quantum dots. This MOS gate
is stabilized by post-annealing at 300 degrees Celsius.
We first fabricated a Hall bar to estimate the effective 2DEG density and its mobility at
low temperature. The measurement result of the Hall bar is shown in Fig. 1b. An electron gas
is accumulated with VMOS > 0.4V. We measured both transverse and longitudinal resistance
by four-terminal measurement at 1.9K. The longitudinal resistance shows a small but clear
undulation of the conductance. The transverse resistance shows the Hall resistance with
small kinks around the conductance of 2e2/h. The reason why the kink is not just at 2e2/h
would be due to imperfection of our wafer. When we increase the voltage, we have an abrupt
increment of a strong leakage current which presumably comes down from the MOS gate to
the boundary of the ohmic contacts. The typical 2DEG density and the mobility at VMOS =
0.6V is 1× 1011cm−2 and 1× 105cm2/V · s.
3. Coulomb oscillations
We fabricate a MOS quantum dot device in Fig. 2(a), which has several surface met-
als. The large metal is used for accumulating the 2DEG while the side gates are used for
squeezing the 2DEG and forming tunneling barriers. The 2DEG is accumulated by applying
a sufficiently large bias on the global gate at 0.3K. By tuning the gate voltages, a quan-
tum dot is found in Fig. 2(a). We measure the conductance. The source-drain spectroscopy
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Fig. 2. Coulomb oscillation and charge stability diagram. (a) Source-drain spectroscopy of the
device. The well-known Coulomb diamond structure is obtained. Large asymmetry of the diamond is
detected. Inset: The micrograph of the device. The conductance is measured from left to right beneath
the wide metal, while it is modulated by the finger gates Lu, Ld, Ru, Rd, Cu, Cd. (b) The conductance
modulation by side gate scan. The honeycomb-like structure is measured.
reveals a Coulomb oscillation. The typical charging energy is about ∼1meV. An interesting
feature found in Fig. 2 is the asymmetric shape of the Coulomb diamond and the asymmetric
excited state around the side gate voltage of -0.7V. The asymmetric shape of the Coulomb
diamond suggests the asymmetric shape of the electron orbital spread or the hypothesis that
the quantum dot is a double quantum dot.
In order to solve the internal mechanism of this asymmetry, we examined the side gate
scan (Fig. 2(b)). We have observed two kinds of Coulomb peaks. One is modulated more by
the voltages on Ru and Rd gates and the other is by Lu and Ld. This indicates we have two
quantum dots in series; i.e. one is closer to the left and the other is closer to the right. At the
crossing points of these peaks we have an enhancement of the current, and the peak positions
undulate slightly. This phenomenon is a strong indication of a coupled double quantum dot.
The current at the crossing point is completely suppressed when we make the voltages on
Cu and Cd less than -0.2V. The center barrier is carefully adjusted to observe the data of
Fig. 2(b) by tuning the voltages on Cu and Cd. In order to resolve the Coulomb peaks and
the internal strtucture in the peaks due to the inter-dot coupling more clearly, we need to
improve the gate structure to impose a strong confinement on the dots and a weak inter-dot
tunnel coupling.
4. Frequency dependence of the current through the channel
As was expected, we haven’t measured any clear charge noise behavior. In order to specify
the noise characteristics in an undoped wafer, we get a temporal signal at a fixed conductance
at 4K and apply the Fourier analysis. The power spectrum is shown in Fig. 3. The frequency
dependence of 1/f behavior is found and differs from that of doped wafers [9,10]. We applied
finite bias on the side gates to squeeze the channel but we found no change of the dependence
except for its magnitude. It is sometimes measured that the power spectrum of the signal
shows 1/f2 behavior with doped wafers, which would have a two-level fluctuation of the
conductance.
We can calculate the voltage fluctuation in VMOS by assuming all the conductance fluctu-
ation is due to the gate fluctuation. The calculated value of this fluctuation is ∼ 10mV, which
is 10 times larger than what we have reported [10]. We consider the reason that the MOS gate
3
Fig. 3. Fourier analysis of the conductance
through the channel. (a) Power spectrum of
the signal at constant voltage on VMOS. The
signal is measured at 4K. The conductance is
set at 20kΩ where the conductance is most
sensitive to the fluctuation of MOS gate volt-
age.
has much larger surface area to accumulate all the area for quantum dots and reservoirs. The
larger the metal is, the larger the capacitance is formed between the metal and 2DEG, which
lowers the impedance. This largely fluctuates the gate leakage current and so does the gate
voltage. The same analysis is done on VCu and VCd and we find this contribution is negligibly
small, therefore the side gate voltage can be very stable. Our result instead suggests that the
dopant layer in the doped wafer can attract a charge and temporarily disturb a constant flow
of electrons in the tunneling process.
5. Conclusion
We have used undoped Si/SiGe wafers to fabricated quantum dots by a single layer MOS
gate. A stable 2DEG is accumulated by the MOS gate and electrically confined by applying a
finite bias on the side gates. The temporal fluctuation of the signal through the Si channel is
analyzed by the Fourier analysis and the power spectrum shows no telegraphic noise behavior,
which strongly indicates the doped material can produce both 2DEG and trapping sites for
charge noise. Our finding can offer a method to stably produce a lateral quantum dot with
Si/SiGe devices.
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